INTERNSHIP DETAILS
FPGA Intern (Winter 2026)
CompanyAstranis
LocationSan Francisco
Work ModeOn Site
PostedJanuary 22, 2026

Internship Information
Core Responsibilities
As an FPGA Intern, you will work on RTL development for FPGA targeted applications and interface FPGAs with various peripherals. You will also collaborate closely with electrical and software engineers to test and implement hardware solutions.
Internship Type
full time
Company Size
481
Visa Sponsorship
No
Language
English
Working Hours
40 hours
Apply Now →
You'll be redirected to
the company's application page
About The Company
Astranis builds low-cost satellites for high orbits.
Our first product, MicroGEO, offers the world’s lowest-cost satellite broadband. Operating in geostationary orbit, each MicroGEO satellite can provide dedicated satellites to small and medium-sized countries, Fortune 1000 companies, and other commercial customers. Astranis has built a $1 billion backlog for 12+ MicroGEO satellites launching over the next two years.
Astranis also offers services across orbits and use cases. With contracts in place with Space Force, NASA, and other government partners, Astranis is working across MEO and GEO to support government science, PNT, and communications missions.
Astranis has raised $750 million from top global investors and employs a team of over 400 engineers and builders, headquartered at Historic Pier 70 in San Francisco, California.
About the Role
<div class="content-intro"><p>Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today, Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe— large enterprises, sovereign governments, and the US military. With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts.<br><br>Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization.Astranis has raised over $750 million from some of the world’s best investors, from Andreessen Horowitz to Blackrock and Fidelity, and employs a team of 450 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.</p></div><div class="section page-centered">
<div class="section page-centered">
<h4><strong>FPGA Intern (Winter 2026)</strong></h4>
<p>Internships at Astranis typically last for twelve weeks, and are hourly roles designed for students who are currently enrolled at a four-year university. </p>
<p>As an Intern, you will have an amazing opportunity to work on hard problems — we pride ourselves on giving everyone at Astranis a chance to do meaningful work on challenging projects, no matter their seniority. Many past interns have designed and tested hardware/software that is heading to space on our first satellite, and many of them are now full-time employees at Astranis. </p>
<p>If you have already graduated from a four-year university, please apply to be an Associate Engineer.</p>
<h4><strong>Role:</strong></h4>
<ul>
<li>RTL Development for FPGA targeted applications</li>
<li>Work with multiple FPGAs and toolchains</li>
<li>Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs</li>
<li>Write software to interface and test RTL in hardware</li>
<li>Collaborate closely with electrical and software engineers</li>
</ul>
<h4><strong>Requirements:</strong></h4>
<ul>
<li>US Citizenship or Green Card (This is a legal requirement; no exceptions)</li>
<li>Currently pursuing a B.S. or M.S. in electrical engineering, computer science, computer engineering, or equivalent</li>
<li>A passion for hardware development, including working in a fast-paced environment and hands-on design and development</li>
<li>Experience in designing, implementing, and testing high throughput systems implemented on FPGAs</li>
<li>Proficiency with Verilog/SystemVerilog for synthesis</li>
<li>Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria.</li>
</ul>
<h4><strong>Bonus:</strong></h4>
<ul>
<li>Experience with UVM and advanced SystemVerilog verification</li>
<li>Experience with Xilinx FPGAs</li>
<li>Experience with Vivado IDE, TCL</li>
<li>Familiarity with system level estimates and implications of power, thermal, and real estate</li>
<li>Experience with high speed data converters (ADCs, DACs, JESD204B)</li>
<li>Experience with circuit level debugging</li>
<li>Experience with digital communication theory and implementation, such as LDPC implementations</li>
<li>Experience with space-based systems</li>
<li>Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation)</li>
<li>Experience in at least 1 domain beyond logic design. This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.</li>
</ul>
</div>
</div><div class="content-pay-transparency"><div class="pay-input"><div class="description"><div>The base pay for this position is $29.00 per hour.</div></div><div class="title">Base Hourly Pay</div><div class="pay-range"><span>$29</span><span class="divider">—</span><span>$29 USD</span></div></div></div><div class="content-conclusion"><div><strong>U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required</strong></div>
<div>(To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States, or other protected individual as defined by 8 U.S.C. 1324b(a)(3))</div>
<div> </div>
<div>Our mission and our products are meant to connect the world and everyone in it, regardless of gender, race, creed, or any other distinction. We believe in a diverse and inclusive workplace, and we encourage all people to join our team and bring their unique perspective to help make us stronger.</div></div>
Key Skills
RTL DevelopmentFPGA ApplicationsVerilogSystemVerilogHigh Throughput SystemsHardware DevelopmentSoftware InterfaceElectrical EngineeringComputer ScienceComputer EngineeringCollaborationTestingData ConvertersDebuggingDigital CommunicationSpace-Based Systems
Categories
EngineeringTechnologyScience & Research
Prep Tools
FREE
YOUR RESUME KNOWS THE QUESTIONS
AI Question Predictor
Based on FPGA Intern (Winter 2026) role
Tell me about your experience with RTL Development
Why do you want to work at Astranis?
Describe a challenging project you've led
FREE
STUCK ON A QUESTION? PRACTICE IT
Practice Any Question
Get instant AI feedback
"How would you design a scalable system for Astranis's use case?"
Record your answer & get scored
FREE
YOUR PERSONALIZED PREP ROADMAP
0-2 FPGA Intern (Winter 2026)
Interview Prep Plan
1
Week 1:Technical Foundations2
Week 2:RTL Development3
Week 3:System Design