DFT Verification intern
You'll be redirected to
the company's application page
Job Responsibility:
-Contribute to SoC DFT design activities by running DFT pattern simulations, static and dynamic checks and documentation.
-Assist with DFT AI Flow development under guidance from senior engineers.
-Contribute to engineering quality, learning, and teamwork throughout the development cycle.
Requirements:
-Currently pursuing a Master’s degree in Electrical Engineering, Electronics, Computer Engineering, Computer Science or a related discipline.
-Hands-on experience from ASIC EDA tools, SoC design projects, internships, coursework, or student competitions is a plus.
-Familiar with SoC digital design, verification, programming, EDA tools; willingness to learn quickly is important.
-Strong foundation in engineering fundamentals, problem solving, testing, and technical documentation.
-Able to collaborate with cross-functional teams and communicate technical ideas clearly.
-Good communication skills in English (written and spoken).
Prep Tools
YOUR PERSONALIZED PREP ROADMAP
0-2 DFT Verification intern
Interview Prep Plan
STUCK ON A QUESTION? PRACTICE IT
Practice Any Question
Get instant AI feedback
"How would you design a scalable system for NXP Semiconductors's use case?"
YOUR RESUME KNOWS THE QUESTIONS
AI Question Predictor
Based on DFT Verification intern role